




FIG. 1



09772027 01001  
106210 2027/60

FIG.2









FIG. 4

FIG.5



**FIG.6 PRIOR ART**

EXAMPLE OF CONTROL IN SINGLE CLOCK (IN LDA & STA CONTINUOUS COMMAND)





FIG.7

EXAMPLE OF SOLUTION BY INSERTING NOP



# CONTROL METHOD OF CPU CORE IN PRESENT EMBODIMENT




FIG.8







FIG.9

C:CONTROL BIT 1:ENABLE 0:DISABLE






FIG. 10




FIG.11




FIG.12

81

**CUSTOMIZE CPU CORE**

REGISTER (R)

REG NAME	BIT LENGTH	INITIAL VALUE	REG TYPE
a	16	h"0000"	GENERAL PURPOSE REG.
b	16	h"0000"	GENERAL PURPOSE REG.
z	1	b"0"	ZERO FLAG
.	.	.	.
.	.	.	.

DEFINE REGISTER

ADD EDIT DELETE SET CANCEL HELP

INSTRUCTION (I)

INSTRUCTION NAME	MICRO-CODE	OPERATION DEFINITION
bge	h"9815FFFF"	"i{(\$1==0 or \$z==1)\$pc : =op[11:0] : "
emmm	h"10A50000"	"\$msk : =op[3 : 0] : "
.	.	.
.	.	.
.	.	.

DEFINE INSTRUCTION OPERATING

ADD EDIT DELETE